

## The CDF Silicon Vertex Trigger

## Beauty 2005

Mauro Dell'Orso Istituto Nazionale di Fisica Nucleare Pisa – Italy



- CDF and the Silicon Vertex Trigger (SVT)
- Motivations
- Design
- Performance
- Upgrade
- Conclusions



### **CDF r-z view**











- Trigger on B hadronic decays
  - B physics studies, eg. CP violation in B decays, Bs mixing
  - new particle searches, eg. Higgs, Supersymmetry
- A b-trigger is particularly important at hadron colliders
  - large B production cross section for B physics
  - high energy available to produce new particles decaying to b quarks
  - overwhelming QCD background O(10<sup>3</sup>)
    - need to improve S/B at trigger level
- Detect large impact parameter tracks from B decays using the fact that τ(B)≈1.5 ps

#### **Technical challenge!**

secondary vertex

primary vertex





SV



## **SVT: Input & Output**



Inputs:

- L1 tracks from XFT ( $\phi$ , p<sub>T</sub>)
- digitized pulse heights from SVX II

**Functionalities:** 

- hit cluster finding
- pattern recognition
- track fitting

#### **Outputs:**

reconstructed tracks
 (d, φ, p<sub>T</sub>)



## **SVT Design Constraints**

SVT



•45 kHz input rate
•O(10<sup>3</sup>) SVX strips/event
•2-D low-res COT tracks

Latency O(10) µsec
No Dead Time
Resolution ≈offline

Mass Storage (50~100 Hz)



 Find low resolution track candidates called "roads".
 Solve most of the pattern recognition



Then fit tracks inside roads.
 Thanks to 1<sup>st</sup> step it is much easier





### **Pattern matching**



SVT





- Dedicated device: maximum parallelism
- •Each pattern with private comparator
- Track search during detector readout





- Undoable with standard electronics (90's)
- $\Rightarrow$  Full custom VLSI chip 0.7µm (INFN-Pisa)
- 128 patterns, 6x12bit words each
- Working up to 40 MHz

- Limit to 2-D
- 6 layers: 5 SVX + 1 COT
- ~250 micron bins  $\Rightarrow$  32k roads / 30<sup>0</sup>  $\phi$  sector
- >95% coverage for P<sub>t</sub> > 2 GeV









SVT



- Track confined to a road: fitting becomes easy
- Linear expansion in the hit positions x<sub>i</sub>:
  - Chi2 = Sum<sub>k</sub> (  $(c_{ik} x_i)^2$ )
  - $d = d_0 + a_i x_i$ ; phi = phi\_0 + b\_i x\_i; Pt = ...
- Fit reduces to a few scalar products: fast evaluation
   (DSP, FPGA ...)
- Constants from detector geometry
  - Calculate in advance
  - Correction of mechanical alignments via linear algorithm
    - fast and stable
    - A tough problem made easy !



Non-linear geometrical constraint for a circle:







Linear approximation is so good that a single set of constants is sufficient for a whole detector wedge (  $30^\circ$  in  $\varphi$  )



### SVT crates in CDF counting room



SVT



### **The Device**





#### Track Fitter



#### **AM Board**











## <u>The SVT advantage:</u> <u>3 orders of magnitude</u>



### Performance @ 5x10<sup>31</sup>





 Good tracks from just 4 closely spaced silicon layers

 I.p. as expected due to the lack of curvature information impact parameter distribution



dsub cut



### **Online beamline fit & correction**







SV



#### **Hadron-hadron mass distribution**



Mauro Dell'Orso - Beauty 2005



## Upgrading SVT



1

2

3.





SV



- Standard Cell UMC 0.18 μm
   10x10 mm die 5000 patterns
   6 input hit buses
   tested up to 40 MHz, simulated up to 50 MHz
- 116 prototype chips on September 2004 MPW run – low yield 37%
- 3000 production chips on April 2005 good yield 70% private masks → better proces
  - better process parameter tuning for dense memory









### What next ?

SVT





- The design and construction of SVT was a significant step forward in the technology of fast track finding
- We use a massively parallel/pipelined architecture combined with some innovative techniques such as the associative memory and linearized track fitting
- Performance of SVT is as expected
- CDF is triggering on impact parameter and collecting data leading to significant physics results
- B-physics, and not only, at hadron colliders substantially benefits of on-line tracking with off-line quality



# BACKUP SLIDES



#### Level 1 drift chamber trigger (XFT)





### **CDF Run II trigger architecture**



- Tracking system
  - central outer tracking (COT)
  - silicon tracking (SVX II & ISL)
- three-level trigger
  - L1: 5.5 μs pipeline
    - XFT: L1 2D COT track
  - L2: ~20  $\mu$ s processing time
    - two stages of 10 μs
- SVT at stage 1 of L2
  - SVX II readout
  - hit cluster finding
  - pattern recognition
  - track fitting



## 2005 Trigger Performance & Limitations SVT

Level	Input rate	Output rate	Potential limitations Current limitation	Future upgrades	2006 Output rate
1	~1MHz	25kHz (spec 45kHz)	<ul> <li>Silicon readout</li> <li>SVT processing time</li> <li>L2 processing time</li> </ul>	•XFT upgrade •SVT upgrade •L2 Pulsar DONE	25kHz (higher at low lum)
2	25kHz	400Hz (spec 300Hz)	<ul> <li>Readout (non Si)</li> <li>Event builder</li> <li>L3 processing</li> </ul>	<ul> <li>TDC modification</li> <li>Event builder</li> <li>Faster L3 nodes</li> </ul>	1kHz
3	380Hz	85Hz (spec 75Hz)	•CSL/data logging	•Parallel logger 45 MB/s •CSL upgrade >60MB/s	100Hz

Rates are "peak rates that we can achieve with good livetime."



Instead of looking for hit combinations such that  $f(x_1, x_2, x_3, ...) = 0$ 

- 1. Build a database with all patterns corresponding to "good" tracks
- 2. Compare hits in each event with all patterns to find track candidates



Straight lines, 5 layers, 12 bins/layer

 $\square$  Total number of patterns ~ (12)<sup>2\*</sup>(5-1) = 576







### **SVT Wedges**











SV



- Hit Finders 42
- Mergers 16
- Sequencers 12
- AMboards 24
- Hit Buffers 12
- Track Fitters 12
- Spy Controls 8
- XTFA 1
- XTFB 2
- XTFC 6
- Ghostbuster 1

TOTAL









#### SVT data volume requires parallelism



Reduces gigabytes/second to megabytes/second Peak (avg): 20 (0.5) GB/S → 100 (1.5) MB/S

2 meters



#### Rates within bandwidth @ $0.7 \times 10^{32}$

- Level 1: 20 kHz (bw 50 kHz)
- Level 2: 39 Hz (bw 300 Hz)
- Level 3: negligible

#### **Expected yields in run II (2 fb<sup>-1</sup>)**

Mode	Events	
$B_d  ightarrow \pi^+ \pi^-$	15,200	angle $\gamma$ at few degrees level
$B_s \rightarrow D_s \pi$	10,600	
$B_s \rightarrow D_s \pi \pi \pi$	12,800	$5\sigma$ sensitivity up to $x_s \sim 40$
$ B_s \rightarrow D_s^* \pi$	9,400	J –
$D^*\pi$	300,000	
$\mathbf{Z} \rightarrow \text{b-bbar}$	32,000	

### **N.B.** : yields without SVT $\Rightarrow$ **O**(1) event !





What we promised.... From SVT TDR ('96) using offline silicon hits and offline CTC tracks



### SVT performance Not just impact parameter

Loop on all SVT-COT track pairs and compare parameters

φ: **SVT** - COT



#### Curvature: SVT - COT





- Two Major Components
  - - Hadronic B Decays: Two XFT tracks
- Using three classes of B triggers
  - Scenario A
    - $p_T>2$ ,  $p_{T,1}+p_{T,2}>5.5$ , opp. charge,  $\Delta \phi < 135^{\circ}$ ; DPS
  - Scenario C
    - $p_T>2.5$ ,  $p_{T,1}+p_{T,2}>6.5$ , opp. charge,  $\Delta \phi < 135^{\circ}$ ; PS by 2
  - Low PT
    - $p_T>2$ ,  $\Delta \phi < 90^\circ$ ; Heavy DPS, saturate bandwidth
    - Not considered for long-term

~11-12 kHz

## Physics Prospects: All-Hadronic B decay Trigger

**Impact parameter from the SVT** 

**Trigger Strategy** 

#### **Level 1: 2D COT tracks (XFT)**

- Two stiff tracks  $(P_t > 2.0 \text{ GeV/c})$
- Remove back-to-back pairs (  $\delta \, \phi < 135\,$  )
- Opposite charge

#### Level 2: SVT tracks

- Two tracks with large impact parameter
- Vertex tracks require positive decay length
- Level 3: full event reconstruction

**Trigger on secondary vertices (B hadrons)** 

 $\mathbf{B}^{0}_{d} \rightarrow \pi\pi$  (CP Violation)

$$B^{0}_{s} \rightarrow D_{s} n\pi$$
 (B<sub>s</sub> mixing)

hh

 $H \rightarrow$ 

$$Z^0 \rightarrow b\bar{b}$$
 (b-jet calibration  
/ top mass)









### Extrapolate to high *L* with & without upgrades





## Upgrading SVT





### 512 Kpattern / phi sector



SV



### Pulsar in SVT++

Large memory cannot be handled by old SVT boards.

The new ones are developed using Pulsar

- •Fast enough to handle the new amount of data
- SVT interface built in

Developers can concentrate on firmware (= board functionalities)



Sequencer + RW

RW remove redundant roads as soon as they are returned by AM sensitively reducing the amount of data handled by the Hit Buffer

Hit Buffer and Track Fitter

•They need to handle larger amount of roads and hits

•Fully exploit the fast logic of the Pulsar



## Upgrade is on schedule



•AM++ and RW with 32k patterns have been already used in test runs for data tacking

Plan to install AM++ with 32k pattern in July

Studies of 128k patterns coverage and efficiency are underway

- Plan to install TF++ as soon as it will be ready (August) then move to 128k
- •HB++ expected to be installed during fall with 512k pattern memory

#### Circular buffers monitor every data link: like a built-in logic analyzer



#### **On-crate monitoring of circular buffers**





azimuth (radians)

Sample hits, roads, tracks at high rate

Check boards against emulation software

Fit for beam position ...

Why SVT succeeded

**Performance:** 

- Parailei/pipelined architecture
- Custom VLSI pattern recognition
- Linear track fit in fast FPGAs
- Reliability:
  - Easy to sink/source test data (many boards can self-test)
  - Modular design; universal, well-tested data link & fan-in/out
  - Extensive on-crate monitoring during beam running
  - Detailed CAD simulation before prototyping
    - See poster by Mircea Bogdan
- Flexibility:
  - System can operate with some (or all) inputs disabled
  - Building-block design: can add/replace processing steps
  - Modern FPGAs permit unforeseen algorithm changes
- Key: design system for easy testing/commissioning

- Three key features of SVT allow us to do in tens of microseconds what typically takes software hundreds of milliseconds:
  - Parallel/pipelined architecture
  - Custom VLSI pattern recognition
  - Linear track fit in fast FPGAs